

# M5M467405J,TP -5,-6,-7

HYPER PAGE MODE 67108864-BIT ( 16777216-WORD BY 4-BIT ) DYNAMIC RAM

## DESCRIPTION

This is a family of 16777216-word by 4-bit dynamic RAMS, fabricated with the high performance CMOS process, and is ideal for large-capacity memory systems where high speed, low power dissipation, and low costs are essential.

The use of double-layer aluminum process combined with triple-well CMOS technology and a single-transistor dynamic storage stacked capacitor cell provide high circuit density at reduced costs. Multiplexed address inputs permit both a reduction in pins and an increase in system densities.

## FEATURES

Type name	RAS access time (max.ns)	CAS access time (max.ns)	Address access time (max.ns)	OE access time (max.ns)	Cycle time (min.ns)	Power dissipation (typ.mW)
M5M467405XX-5	50	13	25	13	84	340
M5M467405XX-6	60	15	30	15	104	300
M5M467405XX-7	70	20	35	20	124	250

XX=J,TP

- Standard 34 pin SOJ, 34 pin TSOP
- Single 3.3 ± 0.3V supply
- Low stand-by power dissipation  
1.8mW (Max) ..... LVCMS input level
- Low operating power dissipation  
M5M467405xx-5 ..... 414.0mW (Max)  
M5M467405xx-6 ..... 378.0mW (Max)  
M5M467405xx-7 ..... 324.0mW (Max)
- Hyper-page mode, Read-modify-write,  
CAS before RAS refresh, Hidden refresh capabilities
- Early-write mode, OE and W to control output buffer impedance
- All inputs, output LVTTL compatible and low capacitance
- 4096 refresh cycles every 64ms



## APPLICATION

Main memory unit for computers, Microcomputer memory,  
Refresh memory for CRT

## PIN DESCRIPTION

Pin Name	Function
A <sub>0</sub> -A <sub>12</sub>	Address Inputs
DQ0-DQ3	Data Inputs / Outputs
RAS	Row Address Strobe Input
CAS	Column Address Strobe Input
W	Write Control Input
OE	Output Enable Input
Vcc	Power Supply (+3.3V)
Vss	Ground (0V)
NC	No Connection

## PIN CONFIGURATION ( TOP VIEW )



# M5M467405J,TP -5,-6,-7

HYPER PAGE MODE 67108864-BIT ( 16777216-WORD BY 4-BIT ) DYNAMIC RAM

## FUNCTION


The M5M467405J, TP provide, in addition to normal read, write, and read-modify-write operations, a number of

other functions, e.g., hyper page mode, CAS before RAS refresh, and delayed-write. The input conditions for each are shown in Table 1.

Table 1 Input conditions for each mode

Operation	Inputs						Input/Output		Refresh	Remark
	RAS	CAS	W	OE	Row address	Column address	Input	Output		
Read	ACT	ACT	NAC	ACT	APD	APD	OPN	VLD	NO	
Write (Early write)	ACT	ACT	ACT	DNC	APD	APD	VLD	OPN	NO	Hyper page mode identical
Write (Delayed write)	ACT	ACT	ACT	DNC	APD	APD	VLD	IVD	NO	
Read-modify-write	ACT	ACT	ACT	ACT	APD	APD	VLD	VLD	NO	
Hidden refresh	ACT	ACT	DNC	ACT	DNC	DNC	OPN	VLD	YES	
CAS before RAS refresh	ACT	ACT	NAC	DNC	DNC	DNC	OPN	OPN	YES	
Standby	NAC	DNC	DNC	DNC	DNC	DNC	OPN	OPN	NO	

Note : ACT : active, NAC : nonactive, DNC : don't care, VLD : valid, IVD : invalid, APD : applied, OPN : open



# M5M467405J,TP -5,-6,-7

HYPER PAGE MODE 67108864-BIT ( 16777216-WORD BY 4-BIT ) DYNAMIC RAM

## ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
Vcc	Supply voltage		-0.5 ~ 4.6	V
VI	Input voltage	With respect to Vss	-0.5 ~ Vcc+0.5	V
VO	Output voltage		-0.5 ~ Vcc+0.5	V
IO	Output current		50	mA
Pd	Power dissipation	Ta=25°C	1000	mW
Topr	Operating temperature		0 ~ 70	°C
Tstg	Storage temperature		-65 ~ 150	°C

## RECOMMENDED OPERATING CONDITIONS (Ta=0 ~ 70°C, unless otherwise noted) (Note 1)

Symbol	Parameter	Limits			Unit
		Min	Nom	Max	
Vcc	Supply voltage	3.0	3.3	3.6	V
Vss	Supply voltage	0	0	0	V
VIH	High-level input voltage, all inputs	2.0		Vcc+0.3	V
VIL	Low-level input voltage, all inputs	-0.3		0.8	V

Note 1: All voltage values are with respect to Vss

## ELECTRICAL CHARACTERISTICS (Ta=0 ~ 70°C, Vcc=3.3± 0.3V, Vss=0V, unless otherwise noted) (Note 2)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
VOH	High-level output voltage	IOH=-2mA	2.4		Vcc	V
VOL	Low-level output voltage	IOL=2mA	0		0.4	V
IOZ	Off-state output current	Q floating 0V≤ Vout≤ Vcc	-10		10	μA
II	Input current	0V ≤ VIN ≤ Vcc+0.3V, Other inputs pins=0V	-10		10	μA
ICC1(AV)	Average supply current from Vcc operating (Note 3,4,5)	M5M467405-5 M5M467405-6 M5M467405-7	RAS, CAS cycling t <sub>RC</sub> =t <sub>WC</sub> =min. output open		115 105 90	mA
ICC2	Supply current from Vcc , stand-by		RAS= CAS =VIH, output open RAS= CAS ≥ Vcc -0.2, output open		1 0.5	mA
ICC4(AV)	Average supply current from Vcc Hyper-Page-Mode (Note 3,4,5)	M5M467405-5 M5M467405-6 M5M467405-7	RAS=VIL, CAS cycling t <sub>RC</sub> =min. output open		135 120 110	mA
ICC6(AV)	Average supply current from Vcc CAS before RAS refresh mode (Note 3)	M5M467405-5 M5M467405-6 M5M467405-7	CAS before RAS refresh cycling t <sub>RC</sub> =min. output open		155 130 110	mA

Note 2: Current flowing into an IC is positive, out is negative.

3: ICC1 (AV), ICC4 (AV) and ICC6 (AV) are dependent on cycle rate. Maximum current is measured at the fastest cycle rate.

4: ICC1 (AV) and ICC4 (AV) are dependent on output loading. Specified values are obtained with the output open.

5: Column Address can be changed once or less while RAS=VIL and CAS=VIH.

## CAPACITANCE (Ta=0 ~ 70°C, Vcc=3.3± 0.3V, Vss=0V, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
CI(A)	Input capacitance,address inputs				5	pF
CI(Œ)	Input capacitance, Œ input	Vi=Vss f=1MHz			7	pF
CI(W)	Input capacitance, write control input	Vi=25mVrms			7	pF
CI(RAS)	Input capacitance, RAS input				7	pF
CI(CAS)	Input capacitance, CAS input				7	pF
CI/o	Input/Output capacitance, data ports				7	pF

# M5M467405J,TP -5,-6,-7

HYPER PAGE MODE 67108864-BIT (16777216-WORD BY 4-BIT) DYNAMIC RAM

**SWITCHING CHARACTERISTICS** ( $T_a=0\sim 70^\circ C$ ,  $V_{cc}=3.3\pm 0.3V$ ,  $V_{ss}=0V$ , unless otherwise noted, see notes 6,14,15)

Symbol	Parameter	Limits						Unit	
		M5M467405-5		M5M467405-6		M5M467405-7			
		Min	Max	Min	Max	Min	Max		
t <sub>CAC</sub>	Access time from CAS	(Note 7,8)		13		15		20	ns
t <sub>RAC</sub>	Access time from RAS	(Note 7,9)		50		60		70	ns
t <sub>AA</sub>	Column address access time	(Note 7,10)		25		30		35	ns
t <sub>CPA</sub>	Access time from CAS precharge	(Note 7,11)		30		35		40	ns
t <sub>OE</sub>	Access time from OE	(Note 7)		13		15		20	ns
t <sub>OH</sub>	Output hold time from CAS		5		5		5		ns
t <sub>OR</sub>	Output hold time from RAS	(Note 13)	5		5		5		ns
t <sub>OLZ</sub>	Output low impedance time from CAS low	(Note 7)	5		5		5		ns
t <sub>OEZ</sub>	Output disable time after OE high	(Note 12)		13		15		20	ns
t <sub>WEZ</sub>	Output disable time after WE high	(Note 12)		13		15		20	ns
t <sub>OFF</sub>	Output disable time after CAS high	(Note 12,13)		13		15		20	ns
t <sub>REZ</sub>	Output disable time after RAS high	(Note 12,13)		13		15		20	ns

Note 6: An initial pause of  $500 \mu s$  is required after power-up followed by a minimum of eight initialization cycles (any combination of cycles containing a RAS clock such as CAS before RAS refresh).

Note the RAS may be cycled during the initial pause. And any 8 RAS or RAS/CAS cycles are required after prolonged periods (greater than 64 ms) of RAS inactivity before proper device operation is achieved.

7: Measured with a load circuit equivalent to 1TTL loads and  $50pF$ ,  $V_{OH}=2.4V$  ( $I_{OH}=-2mA$ ) and  $V_{OL}=0.4V$  ( $I_{OL}=-2mA$ ).

The reference levels for measuring of output signals are  $2.0V(V_{OH})$  and  $0.8V(V_{OL})$ .

8: Assumes that  $t_{RCD} \geq t_{RCD(max)}$  and  $t_{ASC} \geq t_{ASC(max)}$  and  $t_{CP} \geq t_{CP(max)}$ .

9: Assumes that  $t_{RCD} \leq t_{RCD(max)}$  and  $t_{RAD} \leq t_{RAD(max)}$ . If  $t_{RCD}$  or  $t_{RAD}$  is greater than the maximum recommended value shown in this table,  $t_{RAC}$  will increase by amount that  $t_{RCD}$  exceeds the value shown.

10: Assumes that  $t_{RAD} \geq t_{RAD(max)}$  and  $t_{ASC} \leq t_{ASC(max)}$ .

11: Assumes that  $t_{CP} \leq t_{CP(max)}$  and  $t_{ASC} \geq t_{ASC(max)}$ .

12:  $t_{OEZ}(max)$ ,  $t_{WEZ}(max)$ ,  $t_{OFF}(max)$  and  $t_{REZ}(max)$  defines the time at which the output achieves the high impedance state ( $|I_{out}| \leq 1 \pm 10 \mu A$ ) and is not reference to  $V_{OH(min)}$  or  $V_{OL(max)}$ .

13: Output is disabled after both RAS and CAS go to high.